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CHAPTER I
INTRODUCTION
The demand has increased for video bandwidth converters at resolution greater than 8 bits
for the application of high-speed speed measuring equipment, medical engineering systems and
HDTV system [1,2]. Traditional designs of video rate analog to digital converters (ADC) have
used flash architectures and bipolar technologies to obtain 8 bit resolution. For resolution above
8 bits, flash ADC suffers from severe disadvantages. Not only the large area and high power
dissipation but also performance limitations due to high nonlinear input capacitance or signal
distribution problems stimulated the development of multistage ADCs [1]. BICMOS technologies
have also been used to build high speed multistage ADCs because they provide both high
conversion rates and the required sample and hold capability [3]. The cost of these ADCs
however, is increased by the more complex process technology and the power dissipation is
relatively large. Thus, reducing the cost and power dissipation with the same or even better
performance in CMOS technologies is an important objective. The following section reviews 10
bit two-step ADCs literature in brief.
1.1 Previous Work on 10 Bit Two-Step ADCs
A pipelined or multistep ADC employs a partial/serial approach with two or more stages
1
2depencting on the number of bits resolved per stage. Each stage consists of a flash ADC, a digital
to analog converter (DAC) and a residual amplifier. The primary advantage of a pipelined
architecture is its high throughput rate due to concurrent operation of the stages and proportional
reduction in the area and power consumption. However, the exact interstage gain in the multistep
or pipelined architecture is critical and many gain correction techniques have been developed to
obtain high resolution [4,5]. To achieve high-speed conversion and to avoid interstage gain error,
the number of stages will be restricted to two in two step architectures.
Earlier the 10 bit converter was bipolar and only 8 bits were attained in CMOS
technology. A 10 bit CMOS two-step flash ADC was first reported by Joey Doemberg et al. [6].
This architecture consists of a SampleIHold circuit (SIH), MSB ADC, LSB ADC, two DACs and
an incrementer. The fIrst ADC converts the MSBs. Its output is fed directly to one DAC and the
output of it is used as the frrst voltage reference to determine LSBs. The MSBs output also goes
to an incrementer and then to a second DAC whose output is the second voltage reference for the
LSB ADC. Since the digital inputs to the two DACs differ by 1 LSB of the MSB ADC, the two
DAC outputs will encompass the unknown input Both of these references are a subset of the
voltages used as a reference to the MSB ADC (hence this architecture is also referred to as
subranging ADC). This architecture achieves the conversion rate of 5 MsampleJs.
Bang-Sup Song et ale [7] proposed 10 bit recycling two-step ADC with a conversion rate
of 15 MHz. The architecture uses the same capacitor array multiplying digital to analog converter
as SIH amplifier, DAC and residual amplifier. As a result, the linearity of a DAC is improved.
Digital error correction is used to correct the errors occurring in the coarse stage.
Behzad Razavi et ale [8] reported the design of a 12-bit 5 Msamplels two-step ADC. The
converter performs a 7-bit coarse flash conversion followed by 6-bit fine flash conversion. The
circuit uses interstage capacitor DAC and subtractor to achieve high-speed. The fIrst stage
3comparators are designed for high speed and only moderate resolution. One bit of overlap was
used between the two stages to accommodate the errors in the coarse stage conversion. Digital
error corrections were also used to achieve the overall accuracy.
There are different topologies in two-step architecture based on the way the inter stage
process has been carried out.
1.2 Objective
The objective of the thesis was to carry out the literature survey of 10 bit two-step
architectures and propose an architecture of conversion rate of 2.5 GHz with 10 bit resolution and
± 0.5 V full scale voltage.
In this thesis, maximum conversion rates and constraints are obtained for three different
topologies and based on the relative performance, a subranging ADC with partial residual scaling
has been proposed. This architecture makes use of current mode summing to generate the residual
signal and to scale it by four times. A current steering DAC is used to achieve high speed when
converting the digital signal of the first stage to current signal. Unlike in a conventional 10 bit
architectures where they make use of analog and digital error correction to achieve the required
resolution, in the present case floating-gate injector trimming (Fowler-Nordheim trimming) is used
to achieve the accuracy. The 0.25 IJIIl thin-film Silicon on Insulator (TFSOI) technology is
selected as it offers the highest silicon speed performance.
All the building blocks were designed and verified using SOISPICE. Two versions of
coarse comparator and fine comparator with and without floating gate injectors were submitted
for fabrication. The folded cascode amplifier to be used as a building block of the buffer chain
was also submitted for fabrication.
4Chapter II reviews the factors which limit the accuracy of conversion and how they can
be minimized. TIle guidelines to prevent the noisy interaction of the analog and digital sections
in the ADC are reviewed. It also focuses on different types of analog memories available and the
floating gate memory characteristics that make it suitable for trimming offsets of analog circuits.
The different amplification techniques that can be obtained in a comparator are also reviewed.
Finally the possible high speed two-step architectures are studied, and the maximum conversion
rate for a given process is derived. On the basis of relative performance, subranging with partial
residual scaling ADC is proposed.
Chapter III presents the design analysis and simulation results of the building blocks
coarse comparator, DAC, buffer and fine comparator.
Finally Chapter IV offers the conclusions and suggest focus points for future efforts based
on the results obtained.
CHAPTER II
LITERATURE REVIEW
lbis chapter presents, in detail, the factors limiting accuracy, theory and performance
issues of analog memory followed by the comparator amplification techniques and layout
considerations for mixed signal circuits. The last section presents the comparison of three high-
speed ADC architectures. The maximum conversion rates are obtained for three different high-
speed two-step architectures. On the basis of relative performance, a subranging ADC approach
with partial residual scaling is proposed.
2.1 Factors Limiting Accuracy
lbis section describes the primary sources of ADC errors such as static offset voltage of
comparators and amplifiers, dynamic offset error or charge injection/redistribution and noise.
These errors degrade the ADC performance unless care is taken to minimize their effect during
the design and layout The critical design equations, parameters affecting these sources of errors
and the guidelines to minimize the errors are presented and discussed.
5
62.1.1 Offset Voltage of the Comparator
All differential and current mirror pairs exhibit an input offset voltage due to the transistor
mismatch i.e., variations in threshold voltage and geometry etc. lbis input offset voltage is
referred to as static offset voltage which is given by [9]:
(1)
where Np is the number of transistor pairs, dV is the gate overdrive voltage, and VT and ~ take
on their standard notation. IiVT and ~~ represent the variations in threshold voltage and gain
factor respectively. These mismatches are due to variations in the fabrication process. Variations
in the gain factor can be minimized by using large devices and variations in threshold voltage is
minimized by biasing the device at high gate to source voltage. Matching of two transistors is
also affected by the orientation of two devices in the layout. Finally, with careful layout
technique and device size selection, the static offset voltage can be kept to a minimum.
Furthermore, to minimize the static offset voltage to the desired accuracy, either autozeroing
techniques or Fowler-Nordheim trimming can be used [10].
Charge injection resulting from channel inversion and clock feedthrough introduces offset
voltages referred to as dynamic offset errors. Due to mismatch in their dimensions, parasitic
mismatch and threshold voltages, two nominally identical MOS devices carry slightly different
7charges in their inversion layers. This difference results in a charge injection mismatch when the
two switches turn off and a charge absorption mismatch when they turn on. This charge mismatch
creates an offset voltage and is referred to as dynamic offset voltage. The redistribution of this
charge is a function of terminal impedance on both ends of the switch. Hence any mismatch in
terminating impedance and capacitance results in an input referred offset voltage even in a fully
differential environment. Charge injection error also can result due to clock feedthrough. Since
the clock signal makes very large transitions, it can couple from gate to source or drain through
Cos and Coo. The charge injection error can be minimized by using the following guidelines [9]:
• Make the load capacitance larger than the switch area. This will significantly reduce clock
feedthrough but at the expense of a reduction in settling and sampling bandwidth.
• Design for as large Vos as possible. Even though large value of Vos results in larger absolute
clock feedthrough voltage, it becomes a smaIl percentage of the total gate to source voltage. A
large value of Vos also has the added advantage of minimizing threshold voltage mismatch, but
at the expense of increased power dissipation.
• Reduction in the clock voltage swing to the point where the switch just turns on and off
reduces the excess clock voltage coupling.
• Make use of fully differential circuit configurations. The clock feedthrough voltage appears,
to the first order, as a common mode signal and is therefore rejected. Hence circuits with a good
common mode rejection ratio is highly recommended.
However, in high-performance applications, fully differential signal processing alone does
not guarantee the complete elimination of charge injection error due to the mismatch in switches,
switch terminal impedances and clock edges. The charge injection error or dynamic offset can
be kept at its minimum by the use of fully asynchronous designs i.e., no clocking and switching.
8The thermal noise is generated from channel resistance due to random thermal motion of
carriers. The mean-square input-referred thermal noise is given by [9]:
Noise power =: 8KTl1 f
3gm
(2)
where M is the noise bandwidth, K is the Boltzmann's constant and T is the absolute temperature.
Due to the random nature of thennal noise, it cannot be canceled by using any of the offset
reduction techniques. Hence the thermal noise must be kept below 1/2 LSB. Taking the required
signal to noise ratio into consideration, the constraints on gm and CL of a given transistor or a
circuit can be determined from equation (2) as follows:
(3)
where af equal to the gain bandwidth product or gj21tCL and CL is given by:
(4)
where (VpJ2n+l )2 represent 1/2 LSB power with n being the total number of bits and VFS being
9a full scale voltage of the ADC. K is the Boltzmann's constant Note CL must be scaled up to
reflect the number of equivalent noise sources at the input
Among the error sources presented in this section, only the static offset voltage of the
comparator can be cancelled using autozero techniques or Fowler-Nordheim trimming. The worst
case error that can be tolerated is ±1/2 LSB for 10 bit resolution. Since dynamic offset voltage
and noise cannot be cancelled, it must be kept below 1/2 LSB of the ADC by good design
technique, proper layout and trimming. Dynamic Vos must be less than 0.49 mV for a 10 bit
subranging ADC with VFS equal to 1 V. The charge injection errors and noise can be minimized
by using a fully differential architecture and large capacitances along with smaIl switch sizes.
However, the later results in an increased settling time. Since the settling time cannot be
sacrificed due to COr limitations of the process, the residual signals (the difference of input signal
and reconverted analog signal of the first stage of ADC) have been partially scaled to reduce the
dynamic offset constraints and Fowler-Nordheim trimming is selected as a method to eliminate
the static offset errors. This in tum eliminates the switches and capacitors used for autozeroing
which contribute to the dynamic offset errors associated with the fine comparators (FC). Due to
this, we recommend a fully asynchronous design which employs Fowler-Nordheim trimming to
eliminate the static offset voltage.
2.2 Analog Memory
A non-volatile semiconductor device originally developed for digital memory is exploited
as a non-volatile analog memory device. In particulart an analog electrical erasable programmable
ROM (EEPROM) is proposed to be used to trim the offset in the opamp, comparator, current
DAC and to set the trip point of the coarse ADC comparators. Offsets are generally in the range
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of -10 mV to +10 mV when good design and layout practice is followed and no offset reduction
techniques are utilized. With trimming, offsets can be reduced in the range of -100 J.lV to +100
J.1V, an improvement of two orders of magnitude [11].
This section reviews the different types of analog memories, in particular floating-gate
memory, Fowler-Nordheim tunneling mechanism and finally the characteristics suitable for
trimming the offset voltage.
The EEPROM devices are classified as:
• A charge trapping device
• A floating-gate device
2.2.1 A Charge-Trapping Device
This device stores the charge in the "traps" at the interface of the multi-layer insulator gate
structure and/or in the insulator bulk. Different charge trapping device structures have been
proposed. They are: (1) MNOS (metal nitride oxide silicon), (2) MAOS (metal alumina silicon
dioxide semiconductor) and (3) MAS (metal alumina semiconductor) and so on. Among these,
the MNOS device is the most attractive as an analog memory and is utilized in some analog
applications [12].
A typical n-channel MNOS FET structure is as shown in the Figure 1. The thin (50 A)
silicon dioxide layer allows charge to tunnel through, by the Fowler-Nordheim tunneling
mechanism (discussed later in this section), when a voltage in the range of +25 V to +35 V range
is applied to the gate [13]. This charge is then trapped in the silicon/dioxide silicon nitride
interface. It remains trapped there since both the materials are high quality insulators. As a
result, threshold voltage VT increases. On the other hand, in order to lower VT, electrons are driven
Aluminium
li'llllllllllliii:li~illlllllllllllllll:I!II:I!III[~11Illilrlllllll!II!III:!{111 SiIicon nitride
Silicon dioxide
Silicon
p
Figure 1. Atypical n-channel MNOS structure.
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out from the nitride to the substrate by applying a negative high voltage at the gate. The
threshold voltage shift AVT is proportional to the change of the stored charge near the oxide-
nitride interface AQin and is given by [14]:
(5)
where too and V are the thickness and dielectric constant of Si3N4, respectively. Consequently,
the transconductance of the device will be altered and the memory value can be determined by
measuring the drain current.
The MNOS technology has the disadvantage of requiring the silicon nitride material in
addition to the standard MOS materials.
2.2.2 Floating-Gate Device
Unlike Charge-trapping devices, the floating-gate device has the charge stored in a
conducting or semiconducting floating layer sandwiched between insulators. Three different types
of floating-gate devices have been proposed:
• Avalanche injection floating-gate device
• Thin-tunneling-oxide floating-gate device
• Thick-oxide floating-gate device
The first type is distinguished from the other two types by the charge injection mechanism to the
floating-gate.
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2.2.2.1 Avalanche Injection Floating-Gate Device
One-well known example ofthis type is FAMOS (floating-gate avalanche-injection MOS).
A typical structure of FAMOS is as shown in Figure 2 [12]. FAMOS utilizes charge transport
to the floating-gate by avalanche injection of electrons from the p-n junction. For p-channel
FAMOS, a reverse p-n junction voltage in excess of -30 V will cause the onset of the injection
of high energy electrons from the p-n junction avalanche region to the floating gate. As a result,
the electrons will be accumulated on the floating gate. The amount of injected charge is a
function of amplitude and duration of the junction voltage. Because of the relatively thick-oxide
layers, this device can retain the stored charge for an extremely long time. However, it is difficult
to discharge or erase the stored charge on the floating gate. Furthermore, the injecting process
is insufficient because only a small fraction of the avalanche current is injected into the floating
gate. Moreover FAMOS is a two terminal device, and hence has limited use in circuit design.
2.2.2.2 Thin-Tunneling-Oxide Floating-Gate Device
To overcome the above problems, thin-tunneling-oxide floating-gate structures were
proposed. Most of these devices utilize relatively thin-oxide, but not as thin as that in the MNOS
device, to charge and discharge the floating gate through the tunneling mechanism. As an
example, FLOTOX (Floating-gate tunnel oxide) device structure is as shown in Figure 3. In order
to shift VT higher, a positive voltage pulse is applied to the top gate, while the source, drain and
substrate are grounded. As a result, electrons tunnel from the drain to the floating gate through
the thin oxide and charge the floating gate negatively. A positive high voltage pulse at the drain
will remove the electrons from the floating gate while the source is floating and both the top gate
Floating-Gate
n
Si
Figure 2. A typical p-channel FAMOS structure.
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Field
Oxide
Tunnel Oxide
p-substrate
B VSB
Figure 3. The FLOTOX device structure.
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and the substrate are grounded. Tunneling is achieved directly from the drain without the
conductive channel formation on the substrate. Consequently, VT is lowered The threshold
voltage shift is given by [15]:
(6)
where AQ is the change of the stored charge on the floating gate and Cpp is the capacitance
between the control gate and the floating gate. The amount of stored charge in the floating gate
can be sensed by the drain current.
2.2.2.3 Thick-Oxide Floating-Gate Device
To fabricate the above mentioned thin-oxide floating gate devices, special fabrication
techniques like ultra-thin tunneling oxides are required. Furthermore, the very thin tunneling area
degrades the retention characteristics. To overcome these drawbacks, the floating gate devices
fabricated in standard CMOS process with thick-oxide have been proposed by using a geometric
trick to enhance the field strength at Si02 interface. It is also desirable to avoid the use of the
drain of the transistor for programming of the floating gate. An example of this type, a charge
injector structure as proposed by Carley [10], is shown in Figure 4. A test device was fabricated
in 2 IJIIl p-well CMOS process with a gate-oxide thickness of 400 A. Since the polysilicon
rectangle ends in the middle of an n+ diffusion, the electric field at the comers of the poly
rectangle is increased by an enhancement factor of 2 to 4.
Several different types of floating gate devices with thick-oxide are available in the
poly
p-well
(a)
Oxide
p-well
(b)
Figure 4. A charge-injector strucrure floating-gate device.
(a) Top view
(b) Cross section
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literature. Depending on the process and the application, several suitable type devices have been
proposed.-
2.2.3 Fowler-Nordheim Thnneling Mechanism
The Fowler-Nordheim tunneling mechanism can be explained as follows [10]; there exists
an energy barrier of approximately 3.2 eV that prevents electrons in the silicon or polysilicon
from entering Si02• At room temperature, the electrons can only tunnel through an oxide barrier
of 50 A thickness. If the potential within a 50 A range of SilSi02 interface is below 3.2 eV, the
electrons that tunnel into the Si02 will always return to the Si and no current will flow. However,
if the electric field in the Si02 is strong enough (6.4xl08 VIm), then the few electrons that tunnel
into the Si02 will be carried away by the electric field and there will a smaIl current away from
the Si surface. Increasing the electric field increases the electron flow and thus the electron
current. It takes a gate to diffusion voltage of approximately 25 V to remove electrons from the
gate given an oxide thickness of 400 A. This voltage should be well below the gate oxide
breakdown voltage for the given process.
2.2.4 Characteristics of the Floating-Gate Memory
When the floating gate devices are used for digital memory, they are optimized for small
area, high writing speed and low failure rate. In applications like circuit trimming, other
requirements like accurate control of the floating gate charge and good charge retention properties
are important Typically this requires moderate size injectors to maintain matching accuracy and
high storage capacitor to injector ratio.
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There are several important properties of the memory device which must be considered
during the design of an analog trim memory circuit. In the following section aging characteristics,
short term drift characteristics, endurance characteristics, resolution and speed are considered.
Aging characteristics
The charge retention of an analog memory circuit depends on the thickness of the gate
oxide. Thicker the gate oxide, better the retention characteristics. Although a thin oxide « 200
A) floating gate device needs a thin-tunnel oxide in order to achieve the electrically erasable
property similar to the MNOS device, this tunnel oxide need not be as thin as in MNOS device
« 50 A). Therefore, charge will be retained longer in a floating gate device than MNOS device.
The textured-poly floating gate devices have even thicker oxides so that they have better retention
characteristics [12]. The floating gate devices with standard (thick) gate oxide (400 A) charge loss
would be less than 0.1% in 10 years at operating temperature 100°C [10]. Therefore precise
analog trim voltages may be stored for the lifetime of the many products. Preliminary work by
researchers at Oklahoma State University have confirmed the suggested retention rates, composed
of a dielectric absorption component and thermal component.
Short term drift characteristics
The time degradation of the retention of the floating gate device is an exponential function
of the time. For the thin oxide floating gate device, an initial drift lasting several hours was
observed by Sacldnger et aI [16]. Furthermore, Carley [10] reported that after inducing a voltage
change at the floating gate, the gate tends to move back towards its original voltage over a period
20
of several minutes. The short term drift is believed to be due to traps sites with long time
constants near Si02 interface settling to a new equilibrium. The rate of change of this short term
drift can be greatly reduced by slowing down the trimming process. 1bese short term drifts have
been observed to be in the order of 0.04% per day at 130 OC [10].
Endurance characteristics
The decrease in the charging and discharging current with repeated cycling which occurs
in EEPROMs does not present problem for the analog applications for the following two reasons:
• The trimming voltage is typically set to one value and subsequent trimming operations if any
cause small changes in that value.
• By applying a small charging or discharging current for a longer time, the same voltage can be
generated at the floating gate with less stress on the oxide.
In many trimming applications, the duration of the trimming procedure is not a major set back as
only a few trims have to be performed and in many cases, quite often they can all be performed
in parallel.
Resolution
The resolution is theoretically very high because the minimum injection charge could be
a single electron. However, it is difficult to control the amount of charge injected during
trimming, because it depends on temperature, charge concentration condition and the individual
devices. The smallest changes will be limited by the ability of external circuit to detect the
change. For example, 250 million electrons injected to the floating gate will cause a 2 V change
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in VT [17]. To date, the best resolution is approximately 8-10 bits [12].
In order to control the memory value precisely, either low voltage or short duration pulses
should be used. The low amplitude pulse needs a long pulse duration, while many short duration
pulses should be applied to achieve a wide dynamic alteration of the memorized value. The
program speed for most analog application will not be a problem since as stated earlier in
trimming applications there are only few trims to be performed and in many cases, they can all
be performed in parallel.
From the above discussion, it is clear that, theoretically it is possible to accurately control
the injection or removal of electrons using good design circuit Although a lot remain to be
understood regarding Fowler-Nordheim injection be they become procedural analog solutions. As
analog memory circuits can be programmed bidirectionally due to temperature and age variations,
the circuit can be recalibrated to maintain the desired accuracy. However trim rates are often
quite slow (somewhat related to accuracy), typically 1-10 mY/sec change in .floating gate voltage.
In both opamps and comparators, as they are inherently amplifiers, it is easy to generate the
decision logic as to which direction to drive the floating gate during the trimming process. Hence
we intend to use Fowler-Nordheim trimming to trim the offset voltage of the fine comparators,
amplifiers, to trim the current sources of DAC and to vary the trip points of the coarse
comparators. This eliminates the settling time associated with autozeroing process (see equation
(12». All proposed trimming will maintain the opamp in the feedback loop and require direct
comparison to a reference. The opamp in the feedback loop will either be part of the system
circuitry or temporary switched in for the trim process.
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2.3 Comparator Amplification Techniques
The basic function of a comparator is to provide amplification sufficient to ensure that
digital output levels can be generated in response to smaIl differences in input signa11evels. This
amplification need not be linear, nor continuous in time, consequently it can be realized using
non-linear gain stages and the total amplification can be distributed along a cascade of pipelined
stages [5].
The following are three general approaches to obtain the amplification in a comparator:
• Single stage amplifier (SPA)
• Multistage amplifier (MA)
• Regenerative amplifier (RA)
Figure 5 shows small signal models representation of each of these approaches. In the figure gm
represents the transconductance of the amplifier stage and CL represents the capacitance of the
corresponding output node.
2.3.1 Single Stage Amplifier (SPA)
It is assumed that a step waveform is applied at the input because linear amplification is
not required in comparison applications, the output need not settle close to steady state value at
the time the comparison takes place. Thus the amplification A for this circuit is defined as the
ratio of output Vo to the input step amplitude Vi after an amplification time T. if the MOSFET
output conductances are neglected. The relationship between T. and A is given by:
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Figure 5. General approaches to obtain amplification in comparators.
(a) Single-stage amplifier (SA).
(b) Multistage amplifier (MA).
(c) Regenerative amplifier (RA).
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(7)
Gain A is the small signal gain and depends on process parameters and circuit geometries and
equals gmRo.
2.3.2 Multistage Amplifier (MA)
It consists of cascade of a identical SPAs. The relationship between total gain A and T.
is given by:
C 1
T = _L x (A x M) N
a gm
(8)
For MA, there exists an optimum number of stages Nop, for which T. is minimized. The
relationship between Nop and In A is nearly linear and is given by [18]:
Nop = 1.1 x In(A) + 0.79
for A < 1000.
2.3.3 Regenerative Amplifier <M>
(9)
Regenerative amplifier can also be used as a nonlinear gain stage. The equivalent
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amplification A of such a stage is defined as the ratio of the differential output V1(t) - V2(t), to
the initial unbalance, V1(0) - V2(0), after a regeneration time period of T.. Again neglecting the
MOSFET output conductance, the amplification time T. is related to A by:
(10)
In a SA and MA configurations, amplifier gain is limited by the low frequency gain of
a stage, whereas gain in an RA in theory is limited only by de bias conditions and the supply
voltage. Thus by observing the equations (7), (8) and (10) it is obvious that area efficient
amplification can be best obtained by regeneration. Furthermore, from the above equations, it is
seen that in an RA, the amplification is proportional to natural log of gain and hence the
amplification time required to generate digital levels is small. Based on these results, regenerative
approach is used in the second stage where it has to resolve small voltages in the range of 2 mV.
The multistage approach is used in the first level of ADC to conserve power and due to the
relatively large voltages. As the input signal to the first stage is quite large, the settling time will
become competitive with regenerative approach.
2.4 Layout Considerations For Mixed Signal Circuits
Due to continued scaling of VLSI technology, high speed digital circuits and high
performance analog circuits can be integrated on the same chip. As a result of the demands for
higher clock rates and greater analog precision, switching noise has become a serious concern in
the design of high-speed ADCs. In such mixed-signal systems, fast switching transients produced
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in the digital circuits will couple into sensitive analog components, limiting the analog precision.
The main sources of the noisy interaction of analog and digital circuits are [9]:
• Capacitive coupling (direct and through the substrate).
• Noise injection through the power supply lines.
Lateral coupling occurs, when two metal lines run parallel for a given path. This type of
coupling occurs when an analog and a digital signal run in a close proximity. The usual way of
reducing the problem is to place the lines carrying analog signals reasonably far away from the
lines carrying digital signals. Moreover, ground-signal-ground (GSG) arrangement achieves lateral
shielding. Separate ground lines for analog and digital circuit must be used and should be merged
off chip. With this arrangement, any switching noise generated in the signal line will be
terminated on the ground line. But in some topologies, GSG shielding is not possible due to
unavoidable crossings built into them. In such a case, when two signals have to cross but cannot
couple capacitively, a shield layer biased to ground can be used.
The noise in the substrate is produced by two mechanisms, the capacitive coupling of
digital nodes with the substrate and the impact ionization effect responsible for substrate current.
A straightforward method to overcome capacitive coupling is to reduce the parasitic capacitance
at the drain node of digital circuit. This can be achieved by keeping the drain contact as small
as possible, then as the area of the drain to substrate node is small, the coupling with the substrate
is reduced.
In case of bulk devices, if analog and digital circuits are separated by four times the
effective thickness of the epitaxial layer, cross talk between digital circuit blocks and sensitive
analog circuits occur primarily because of bulk, but further increase in the physical separation will
not reduce substrate cross talk. In an n-well process, p+ guard rings can partially shield sensitive
analog circuits from noise in the bulk if the rings are placed very close to the analog circuits. The
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current induced in the substrate by the digital signals will then be collected by the guard ring and
will not enter the analog portion of the die. Reducing the inductance in the substrate bias was
found to be the most effective way of minimizing the substrate noise [19]. Due to the lack of a
conducting substrate in TFSOI, the guard ring must be replaced by ground ring around the analog
circuit
Another important source of noise is disturbances in the analog sections through the power
supply lines. The lines that bring power to analog cell can also couple signals from other portions
of the chip onto signal nodes within the cell. The most significant source of coupling signals is
from the digital circuits, which tend to generate current spikes at switching times, onto sensitive
analog signal nodes. A standard approach to avoid coupling between digital and analog circuit
is to have separate analog and digital power supplies, which are merged off chip.
The parasitic inductance due to the power supply connection between pad and frame also
cause spikes to occur, especially when output drivers have to controllarge capacitive loads. These
spikes can be reduced by limiting the value of inductance (parallelizing bonding wires) and/or the
time derivative of digital current. This typically means placing several band wires in parallel and
the pads close to the frame.
It is especially important to follow the above discussed rules particularly, in case of an
ADC, consisting of analog circuits (amplifiers and comparators) and digital circuits (DAC and
encoders).
2.5 Comparison of High-Speed Architectures
Conceptually the multistage ADC has two or more stages where each stage does a coarse
analog to digital conversion using comparators, referred in this thesis as the coarse comparators
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(CC). followed by a finer grained comparison (the second step). The digital output of the coarse
comparator is immediately reconverted into an analog signal using a DAC. The analog output of
the first stage is subtracted from the held input signal, and finally the (optionally amplified)
residual difference voltage is applied to a second stage ADC composed of fine comparators (FC).
The performance requirement of the fine grained comparators is always more stringent
Following are the three proposed two-stage ADC architectures, presented as possible 10
bit 2.5 GHz solutions:
• Subranging
• Two-Step with Residual Scaling
• Subranging with Partial Residual Scaling
Subranging
The subranging architecture is as shown in Figure 6. Conversion is done in two stages.
In the first stage, the 'm' most significant bits (MSB) are determined using 2m.! coarse
comparators. The output of the fIrst stage determines the range in which the second or residual
processing stage input lies. The digital output of the first ADC stage is converted into an analog
signal using a DAC and it's subtraction from the input signal results in the residual signal. The
residual signal is then compared using the range of reference voltages set, selected, or computed
by the ftrst stage DAC depending on the implementation approach. The second set of comparators
referred to as the fine comparator resolves the remaining 2n-m least significant bits. Static and
dynamic offset voltage (as a result of device mismatching), charge injection error and noise are
critical to the fme comparator stage operation as it must resolve finer granule input signals. Offset
voltage can be minimized using autozeroing techniques (AZ) and floating gate injector trimming
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(Fowler-Nordheim trimming). The limitation of this architecture lies with the difficulty of
designing fine comparators whose noise floor, charge injection/redistribution, and static errors are
maintained below 1/2 LSB. This limitation can be mitigated by the use of a residual amplifier
at the cost of an increased settling time associated with the linear amplifier as in the following two
step architecture.
Two-Step with Residual Scaling
A two step residual scaling architecture is shown in Figure 7. Again conversion takes
place in two steps. In the first step, the MSBs are resolved using 2m-1 coarse comparators. The
digital signal is then converted into an analog signal for use in calculating the residual signal. The
residual signal is obtained by subtracting the reconstructed analog signal from the input signal and
amplifying it 2m times. The same set of reference string and comparators can optionally be used
in the second step to resolve the LSBs. This eliminates matching requirements between stages
but not without a resultant loss in settling speed and an increase in complexity. As the input
signal can be quite large for both stages, comparators need not be autozeroed or trimmed.
However the larger settling time associated with the residual scaling amplifier makes this method
less attractive.
Subranging with Partial SCaling
A proposed two step subranging ADC architecture with partial residual scaling is shown
in Figure 8. The first stage uses 2m-1 comparators to implement the coarse ADC generating the
MSBs and passes this result onto a switched current DAC. The DAC generates a negative current
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representation of the coarse signal estimate using the MSBs from the coarse ADC. Current mode
summing is then applied to obtain the residual signal, this approach potentially reduces the
conversion speed by reducing the parasitic capacitances and provides a potential means to control
the time constant when selecting the summing node resistor RSUM• Voltage to current conversion
of the input is required to convert the input voltage signal to its current equivalent before
summing across RSUM in developing the residual voltage signal. 'This residual signal is scaled (in
this case up by a factor of four times) to ease the accuracy and noise requirements of the fine
comparators and then buffered to reduce the parasitic capacitance (or settling time) of the
summing node. The use of 4x scaling means the fine comparators are required to resolve only
2 mV differences. 'This method offers a means to overcome the large amplifier settling time
associated with fully residual scaling by: (1) partial scaling of the residual signal, (2) buffering
to ease the settling time of the summing node through the distributed parasitic capacitance. This
in tum ease the performance requirements of the fine comparators. As previously noted. partial
residual scaling makes the fine comparator less vulnerable to noise, static offset, and charge
injection errors. The drawback of this approach is the requirement of an accurate high speed
voltage to current converter.
2.5.1 Building Blocks
The proposed architectures share many of the building blocks in common, namely the
coarse comparator, fine comparator and DAC. 'This section deals with the review of the
performance constraints on these building blocks. The settling time equations for each building
block are presented and discussed for completeness.
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2.5.1.1 Coarse Comparator
The design of both coarse and fine comparators plays a crucial role in the overall system
performance. Their input offset voltage and delay directly influence the resolution and the speed
of the coarse stage. The first stage has 2m-1 coarse comparators. The coarse comparators estimate
the tmt MSB bits of the input signal. Either a regenerative type or simple multistage inverter
circuit can be used as a coarse comparator. A multistage inverter approach (see Figure 5(b») has
been selected here to minimize power consumption. Also, due to the large input signal amplitude.
the settling time of a multistage comparator settling will be very time competitive with a
regenerative solution. The Fowler-Nordheim trimming mechanism is proposed to electrically
program positive and negative reference voltages (threshold adjustments) on the floating gate.
This shifts the trip point of the inverter by modifying the effective threshold voltage of each
transistor of the inverter. This eliminates the large settling time associated with any autozero
requirement.
The performance of a multistage coarse comparator is governed by the following
constraint equations.
• Zm =(2m-l)(Cin) should be much greater than 5000 ohms to minimize reflection co-efficient
error where 2m-l is the total number of comparators in the rrrst stage and ein is the capacitance
of a comparator.
• em should be greater than or equal to 15 ffd to minimize thermal noise effects.
• The time required to settle to Ifl LSB accuracy is given by:
1 ~, 2m+1]Tcc = (A x M) I V011 -
GBPu VJ=S
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(11)
where GBPu is the unity gain bandwidth and equals galeas. VOH is the output logic level and A
is the gain. N is the optimum number of stages as given by equation (9) (see section 2.3.2 for
more details).
2.5.1.2 Fine Comparator
Second stage performance is determined primarily by the fine comparator, which resolves
the LSBs of the input signal. The fine comparator must be designed to resolve inputs as small
as 1/2 LSB of a 10 bit ADC in the subranging approach. The errors reviewed in the section 2.1
are more critical to fine comparator performance. Static offset voltage can be cancelled using a
autozero technique (see [20] for details) or Fowler-Nordheim trimming.
• The time required for autozeroing the fine comparators is given by:
(12)
where GBPu is the Unity GBP and equals ga!CGS(FC)t gm is the transconductance of the fine
comparator. The autozeroing capacitor CAZ is chosen much greater (lOx) than COS(FC) (the fine
comparator input capacitance) in order not to attenuate the signal presented to the fine comparator.
UnfortunatelYt CAZ typically increases the settling time by a factor of at least 10 over the
potential process settling time. This will result in a prohibitive delay for the given performance
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objective and the COr limitations. Therefore an alternative approach must be used to eliminate the
static offset voltage. It is our intent to utilize Fowler-Nordheim trimming to eliminate static offset
voltage of the regenerative comparators. Thermal noise as a error function can only be eliminated
by the appropriate choice of CL (see equation (4)). To minimize settling time given the signal
levels in stage two, the fine comparator must be regenerative in nature (see section 2.3.2).
• The time required to settle to 1(2 LSB accuracy is given by:
• With 4x scaling of the residual scaling, TFC is given by:
1 V 2n-1T. - 1,1 OH ]
Fe - GBPA '1 V,:s
(13)
(14)
where VOH is the output logic swing and GBPA is the analog GBP and equals gm/CO· gm represent
transconductance and Co represent the output capacitance of the regenerative amplifier.
Comparator performance is most severely constrained by dynamic and mismatch dependent offset.
2.5.1.3 DAC
All two-step ADCs require the intermediate reconversion of the MSB to an analog
equivalent by a DAC. In two-step ADCs. the coarse conversion typically provides a thermometer
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code output, which suggests the use of a linear or segmented capacitor array [8] (see Figure 9)
or 2m reference currents for the DAC (see Figure 14) since both can be driven directly by the
outputs of the first stage comparators. This DAC has several advantages over binary weighted
DACs [8]. First, it avoids the need for thermometer binary code conversion in the critical path
of the ADC, thereby improving the conversion speed. Second, the transfer characteristics of both
the DACs is guaranteed to be monotonic and third, the DAC lends itself to simple layout and
routing because each capacitor or required reference current can be included with its corresponding
comparator. The linear settling of the output, the charge injection error and dynamic offset
associated with the switches and capacitances put an upper limit on the settling performance of
the capacitor array DAC while only the switches in the current steering DAC limit the settling
performance. For this reason, we have chosen to use a current steering DAC along with current
summing to calculate the residual voltage of the first stage conversion. However, Fowler-
Nordheim trimming of currents will be required. DAC Performance is governed by the
following constraints and equations.
For a capacitor array DAC,
• COAC should be greater than Co (the total capacitance at the output node) in order not to
attenuate the signal given to the subtractor or the amplifier (see Figure 6 and 7).
• The time required to settle to 1/2 LSB is given by:
K ~ 2"+1
TDAC = GBPD I~ ~FS ] (15)
where 'n' is the total number of bits and GBPo is the digital GBP equals gm<Sw/COAC and gm(Sw)
is the transconductance of the switch. K varies between 2 to 10 and depends on the process
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parameters. VMSB is the reconverted analog signal of the first stage.
The current steering approach is governed by the following settling equations.
• The time required to settle to 1/2 LSB accuracy is given by:
T'''''AC = 2 + C R In[2n+1]
,.... GBP
D
L SUM (16)
where the frrst term is the delay of the settling switch. GBPo is the digital gain bandwidth
product and equals gm<Sw/COS(SW). C L represent the total capacitance at the summing node and RSUM
is the summing resistor used to provide voltage scaling (see Figure 8).
In the following sections, total ADC system delay performance (delay is easily converted
to the sample rate) constraints will be developed for the three approaches using the building
blocks presented previously.
2.5.2 Subranging ADC
The system performance of the subranging architecture, including the constraint equations
for the subtractor and the total conversion time are presented in this section.
In the fIrst stage, the coarse comparator estimates the 'm' MSB bits of the input signal
and sets the reference voltages for the second stage. The interstage processing is carried out by
the DAC in conjunction with a subtraetor. A linear array capacitor DAC is used to allow voltage
processing to convert the ADC estimate generated by the first stage to an analog signal. The
subtractor develops the residual signal by combining the DAC output with the held input signal.
The second stage digitizes the residual output of the subtraetor to encode the LSBs.
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2.5.2.1 Subtractor
The subtractor (Sb) is configured for a closed loop gain of unity to achieve maxinlum
speed and linearity. The subtractor circuit is as shown in Figure 10 [8]. If the subtractor is
implemented as a fully differential circuit, the offset is primarily the result of charge injection
mismatch between switches and the offset voltage of opamp. As the subtractor offset voltage
appears as an offset voltage in the overall characteristics of the ADC, either it must be
autozeroed, trimmed or kept low enough so as not to drive the input of the second stage out of
its linear range. Subtractor performance is governed by the following constraints and equations.
• COS(Sb) should be greater than Cc/2 to maintain the stability of the circuit. Co is the output
capacitance of the subtractor (i.e., the input capacitance of the fine comparator and the inherent
capacitance of the subtractor) and is given by (2m-l)( CGS(~ in subranging ADC architecture.
• The time required to settle to 1/2 LSB accuracy is given by:
(17)
It is assumed that gm(Sw) (the transconductance of the switch) is greater than gm (the
transconductance of the subtractor) and GBPA is the analog GBP equals gm(Sb/CO. Co is the output
capacitance of the subtraetor. VRea is the residual analog signal making up the LSB bits.
• Thermal noise must be less than If2 LSB power. (see section 2.1.3).
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Figure 10. Subtractor circuit.
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2.5.2.2 Total Conversion Time
For a subranging ADC, the total conversion or settling time is obtained by simply
summing the settling time's of each block in the worst case serial path (see Figure 6) of the
system. It is assumed that the settling time of the input is small when compared with total
conversion time. Then, from equations (11), (15), (17) and (13), the total time taken for an analog
to digital conversion by the subranging architecture is given by:
TCon = 1 (A x M)~ InfVOH 2m+1] + K IJ VAlSB ~1]GBPu '1 VFS GBPD '1 VFS
(18)
where GBPu = 2 GBPo = 5 GBPA , by substituting A = 343, N =3, VOH = 1.5 V, K = 2, VMSB =
1 V, Vps = 1 V, VR~= 124 mV we get,
(19)
2.5.3 Residual Scaling ADC
The residual scaling ADC works on a somewhat different principle than the subranging
architecture. The residual signal is scaled up by 2m times between the stages. Hence both stages
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are identical allowing for the potential use of same comparator to compute both the MSBs and
LSBs. The perfonnance of the coarse comparator, DAC and fine comparator were explained in
section 2.5.1. For this reason, only the overall system operationt the perfonnance and constraint
relations of the residual amplifier and the total conversion time of the residual scaling ADC are
presented here.
In the first stage, the coarse comparator estimates the 'm' MSB bits of the input signal.
In the intermediate stage, a capacitor array DAC reconstructs the analog signal of the first stage
and an interstage amplifier scales up the residual signal by 2m for LSB determination.
2.5.3.1 Residual Amplifier (Amp)
A differential amplifier circuit is used to subtract the reconverted 'm' bit analog signal
of the first stage from the input and scales up this residual signal by 2m times. We refer to the
subtractor circuit (Figure 10) as residual amplifier if the ratio of~ to C3 is 2m• Performance of
the residual amplifier is governed by the following equations.
• COS(AmP) should be greater than Co!2 to maintain the stability of the circuit. COS(AmP) is the input
capacitance of the residual amplifier. Co is the output capacitance of the amplifier (i.e., the input
capacitance of the second stage comparator) and is given by (2m-l)(Cos(S8c~ in the two-step
architecture with residual scaling. 2m-l represent the total number of comparators in the second
stage. COS(Sac) is the input capacitance of the second stage amplifier.
• The time required to settle to If2 LSB accuracy is given by:
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(20)
where GBPA is analog gain bandwidth and equals g'/Co. gm represent the transconductance of
the amplifier.
2.5.3.2 Total Conversion Time
If the noted settling constraints for the coarse comparator, DAC and residual amplifier are
combined, from equations (11), (15) and (20), the total conversion or settling time is given by the
following equation,
1 nm 1 K ~ ~+1
Teon = 2 1 (A x M)N IJvOH _~--_+ ] + Inf MS8 ]GBPu '1 vFS GBPD '1 vFS
(21)
where GBPu = 2 GBPo = 5 GBPA' by substituting m =5 and all other terms are as defined in
the section 2.5.2.2, we get,
(22)
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2.5.4 Subranging ADC with Partial Residual Scaling
This architecture attempts to capture the advantages of both the architectures presented
previously and combine them to overcome some of the limitations of both. Partial scaling is a
hybrid approach similar to residual scaling except that the residual signal is amplified by only four
times to avoid the large settling time of the scaling amplifier, while at the same time making the
fine comparators less sensitive to noise, charge injection error and dynamic offset The
performance of the coarse comparator, current steering DAC and fine comparator were
summarized in section 2.5.1. This section provides an system overview, the performance and the
constraint equations for the voltage to current converter and the total ADC conversion time for
partial scaling.
In the frrst stage, the coarse comparators estimate the 'm' MSB bits. The residual signal
is formed using a V-I current conveyor to minimize the delay in conjunction with a current
steering DAC. Both the V-I converter and current steering DAC utilizes Fowler-Nordheim
trimming to eliminate Vos error and static transistor mismatching. Summing of the DAC current
and current conveyor current across an accurate summing resistor RSUM provides voltage scaling
for the residual signal.
2.5.4.1 Voltage to Current Converter
The input voltage signal is converted into its current equivalent to permit the subtraction
of the first stage reconverted analog current signal (DAC output). This approach of summing
current signals is potentially faster, but requires accurate resistor matching and a very fast and
accurate V-I converter. The accuracy of conversion depends on the accuracy of RsBT of the V-I
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converter and should be 1 part in 20+1.
Voltage to current converter performance is governed by the following equations
• For minimum delay, CL RSET should be less than I/GBPu.
where RSET scales the current magnitude
• The time required to settle to 1/2 LSB accuracy is given by:
(23)
where GBPu equals gJCos. gm is the transconductance and eGS is the input capacitance of V-I
converter.
The residual error signal is scaled up by four times to ease the accuracy and settling
requirements of fine comparator. 1bis requires RSUM to be equal to four times of RSBT• The
required accuracy of RSUM is also 1 part in 2n-l. In addition, to ensure maximum bandwidth
RSUMCL should be maintained much less than I/GBPo while gm of the current conveyor and unit
current sources be sufficiently large enough to drive the parallel RSUMCL impedance, where CL is
the input capacitance of the fine comparator buffer.
2.5.4.2 Total Conversion TIme
Assuming that the settling time of V-I converter is less than combined conversion time
required for coarse stage and DAC, the total conversion time is given by summing up the settling
time's of the coarse comparator, DAC, sumnode and fine comparator (see Figure 8). From the
equations (11), (16) and (14),
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1
1 -, 2m+1 ] 2TCon = GBP (AxM) N I VOH - + GBP
D
+ CL RSUII In[r1]
u VfS
(24)
where GBPu = 2 aBPo = 5 GBPA' by substituting for A, N, VOR as defined in section 2.5.2.2,
we get,
(25)
2.5.5 Summary
For a given process, constraints and maximum conversion rates have been obtained for
the three ADC architectures specifically, subranging, residual scaling and subranging with partial
residual scaling. These simplified assumptions may lead to an error of 30% to 50% in the
estimated performance. However this offers an excellent means of ranking the relative
performance of each approach. Finally an improved version for a two step ADC based on a
partial residual scaling architecture has been presented, which when combined with Fowler-
Nordheim trimming offers the potential to perform the classical two-step 10 bit ADC architecture.
In this section, we summarize how the proposed architecture outperforms the other two
architectures.
The three architectures differ based on the way the interstage process has been carried out
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From the equations (19), (22) and (25) it is seen that subranging architecture is relatively faster.
However the drawback of subranging architecture lies with designing a high-speed fine comparator
which has a noise floor and offset voltage less than 490 J.1V (represents In LSB of the second
stage of ADC). This is difficult to achieve with the MOS devices. The stringent requirements
of the fine comparator can be relaxed by amplifying the residual signal 2m times as in case of two-
step with residual scaling architecture. But from the equation (22) it is seen that, this approach
is 12 times slower than the subranging architecture. This is due to the large settling time
associated with the amplifier. Hence to overcome the drawbacks associated with these two
architectures we proposed the subranging architecture with partial residual scaling. This
architecture can be made to run as fast as subranging architecture by employing the following
techniques
• Current mode summing is used in conjunction with V-I converter and DAC to generate the
residual signal. This potentially increases the frequency of operation due to lower impedance of
current node and reduced full scale swing.
• The residual signal has been scaled up by four times by setting the sum node resistor four times
that of the RSBT of V-I converter. This makes the fine comparator less sensitive to noise and
avoids the use of an amplifier in the critical path.
• Distributed buffers are used to ease the settling time associated with the sumnode. This will
greatly reduce the settling time at the sumnode (second term of the equation (25».
• Fowler-Nordheim trimming is employed instead of classical autozero technique to reduce the
offset voltage. The trimming guarantees a fully asynchronous operation unlike the autozero
technique, this in turn eliminate the charge injection error and the settling time associated with
autozeroed process. As floating-gate devices can be fabricated with thick-oxide, charge can be
stored for life time of the product.
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Key to the success of this architecture are accurate resistors (1:1000+), understanding of
the available tunneling structures (Is it true Fowler-Nordheim tunneling) and a fast accurate V-I
converter. The implementation of some of the building blocks of subranging ADC with partial
residual scaling are discussed in detail in the next chapter.
CHAPTER III
SYSlEM BUILDING BLOCKS
This section describes the implementation of the building blocks for the proposed
architecture of a subranging ADC with partial residual scaling in thin-film silicon on insulator
(TFSOI) technology. The functional description and the constraints were covered in brief in
section 2.5.4. The design analysis and simulation results of coarse comparator, DAC, buffer and
fine comparator are presented. The design of V-I converter is beyond the scope of this thesis.
However by making the assumption that the conversion time of the V-I converter is less than that
of the conversion time required for the coarse stage and DAC combined, the total conversion time
of the proposed ADC can be estimated.
3.1 Coarse Comparator
This section presents the design considerations for multistage approach, analysis of the
ftrst stage with floating gate injectors and the concept of trip point control using Fowler-Nordheim
trimming.
The coarse stage resolves the five MSBs of the input signal. To determine all of the
possible quantization levels of an nf2 coarse stage, 2n12-1 (in the present case 31 comparators) are
required. A reference decision level for each comparator is typically generated by each voltage
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division of a reference. The comparator generates thermometer coded outputs. Suitable digital
logic can then be used to generate a MSB digital word equivalent to the value of the detected
quantization level. At the same time, the digital thennometer coded signal will be converted to
the analog signal by DAC to generate the residual signal.
As one of the transistor is always off when the inverter circuit is in either high or low
state, there is no de path from VDO to Vss, the resultant quiescent current and hence the power
dissipation is zero. However, there will be dynamic power dissipation during transition from
either 0 to 1 or 1 to 0, as both transistors are on for a short period of time. The dynamic power
dissipation during switching is given by [21]:
(26)
Thus the average power dissipation is proportional to output capacitive load, power supply
voltages and switching frequency. Since the circuits are operated at ± 1.5 V and the CL (the input
capacitance of the following stage) is relatively small for short channel TFSOI devices, the
dynamic power consumption is relatively small.
In a conventional ac coupled inverter amplifier, the reference voltage is stored on a
capacitor and during the amplification mode the comparator amplifies the difference between input
and reference, generating a decision bit. Where as in present case, corresponding to various
reference voltages, the trip points are set by programming an effective threshold. 'This is achieved
by varying the threshold voltages of either M1 or M2 of the first stage using Fowler-Nordheim
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trimming. TIlis approach allows the continuous operation of the coarse comparator resulting in
high-speed conversion.
3.1.1 Design Considerations
A multistage comparator circuit is as shown in Figure 11. Three stages were selected in
this design since higher net gain results in greater speed. The choice of three stages is a
compromise between the optimal gain per stage and the required logic level to drive the DAC and
the minimum allowable gain. In a multistage approach, average propagation delay of each
comparator is smaller than delay of each stage as the input signal is amplified in the stages within
the comparator, the succeeding stages are driven by stronger signal and thus switching speed is
increased [22]. The gain of each stage is given by:
The switching delay of each stage is given by:
CSS3 + C8S4~ = -----gm1 + gm2
(27)
(28)
where gml' gm2 and gOSI' gDS2 represents transconductance and output conductance of the fIrst stage
respectively. COS3 and COS4 represents the input capacitance of the next stage transistors. For low
frequency operation, typical 0.25 J..UIllFSOI parameters gml + gm2 and gOSI + gDS2 equals 3.1 mmho
Inj1
126 ffd
68 ffd
Inj2
M1
M2
VOD
16/0.5
Vout
7.25/0.5
S3
Figure 11. Multistage comparator.
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and 0.26 mmho respectively results in a small signal low frequency voltage gain of approximately
12. It is expected that the actual gain of the process may be as low as 7 or 8. Figure 12 shows
the simulated transient response of a the multistage comparator with the input voltage of 16 mV
(1/2 LSB of the coarse stage). The performance of the circuit with and without injectors is
expected to be nearly identical. With a ~ ratio of one and taking into account the mismatch from
transistor widths Ml and M2 equal to 16 JlIIl and 7.25 Jlffi and lengths of 0.5 Jlffi is chosen. The
projected delay for the coarse stage from simulation is 250 ps. Theoretical delay from equation
(8) is 115 ps with process fT of 20 GHz, total gain A equal to 512 (gain per stage equal to 8) and
N equal to 3.
3.1.2 Analysis of the First Stage
The fIrst stage of a coarse comparator consists of: (1) current injectors pair einjl and Cinj2
for injecting and removing electrons to and from the floating gate, (2) a bootstrap capacitors CSl
and CB2' to allow external control and programming of the floating gate voltages without actually
having an electrical connection between programming and floating gate and finally (3) the inverter
consisting of M1 and M2 with these floating gates.
The percentage of the programming voltage that appears across the floating depends on
the capacitive coupling ratio K. It is given by [15]:
1K=---
1 + Cas
Cs
(29)
55
Figure 12. Transient response of multistage comparator.
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where CD is the bootstrap capacitor between the floating gate and the control gate across the
source and drain shorted, Cos is the floating gate to source capacitance. COD (the capacitance
between floating gate and drain) and Cinj (injector capacitance across the gate oxide) are assumed
to be relatively small.
The programming voltage required tunneling is given by:
(30)
where Vtun is the tunneling voltage. Thus for the given tunneling voltages. tighter coupling
minimizes the required programming voltages VPaM. For this reason, the bootstrap capacitor
should be at least one order of magnitude larger than Cos. Taking into account the circuit are~
proper trade offs between the size of the bootstrap capacitor and the programming voltage should
be made. The approximate bootstrap coupling ratio in this design is 9/10.
The working principle of the floating gate injector and Fowler-Nordheim mechanism was
covered in detail in section 2.2. The injector structure symbolically shown in Figure 11 is similar
to the one explained in the section 2.2.2.3. To inject electrons on to the floating gate, the VPaM
should be kept negative and positive voltage applied at VB. For bootstrap ratio of 9110, a
tunneling voltage on the order of 6 to 7 V [10] should result changing the threshold voltage as
given by the equation (6). Similarly electrons can be removed from the floating gate by keeping
VPOM positive and VB negative.
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3.1.3 Transfer Characteristics of Coarse Comparators
The narrow range where both transistors are in the saturation is exploited for use in analog
comparison. The saturation currents for two transistors including the 'IT component (injected
charge on the floating gate), are given by:
IOS1 = - Pp {Vm ± qr - \I. - V.,i2 Cas + Cs OD TJ
with losl equal to IoS2
(31)
(32)
(33)
where ~n' ~p, VTn and VTp take on their standard notations. Vin is the applied input voltage.
Since both transistors are in saturation, they act as current sources so that the equivalent
circuit in this region is two current sources in series between VDO and VS5 with the output voltage
coming from their common point. The region is inherently unstable due to its high gain nature
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and the changeover from one logic level to the other is rapid. Thus a small input voltage has a
large effect at the output. If ~n equals ~p and VDO equals negative Vss, then from equation (33)
the trip point can be derived as,
(34)
This implies that the changeover between logic levels is symmetrically placed about the point at
which Vin equals Vout• This point is referred to as trip point. For equal threshold voltages (with
qT equal to 0), the trip point is zero.
In the coarse comparator stage, 31 comparators should trip at 31 uniformly spaced
voltages. From equation (34), it is seen that by varying the threshold voltages (by injecting a
charge qy. on the floating gate), the trip point can be varied. This implies that for positive trip
point, effective VTn (effective threshold voltage is the threshold voltage after programming the
device) should be greater than effective IVTpl and for negative trip point, effective VTn should be
less than effective IVTpl. With Vref equal to 1, n being equal to 5 in the coarse stage, the trip
points should be set from ±32 mV (correspond to LSB) to ±O.5 V (correspond to MSB) in steps
of 32 mV. The shift in the trip point by 1 LSB is achieved by adding 1 LSB to each of the
threshold voltages of n and p channel transistors (see equation (34»). The Figure 13 shows the
transfer characteristics obtained for comparators with different trip points by simulation. As noted
previously the floating-gate devices with thick-oxide have good retention characteristics and hence
the threshold voltage is expected to remain constant for a typical product life of 10 years.
1.0
I-
::> 0
o
>
-1.0
-0.4V -O.2V O.OV O.2V
VIN
O.4V O.6V O.8V 1.0V
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Figure 13. Transfer characteristics of comparators with different trip points.
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3.2 Current Steering DAC
The circuit diagram for the current steering DAC is as shown in Figure 14. In order to
meet a high conversion rate demand, the current steering DAC approach which makes use of unit
current sources is used. A current mode converter has the advantage that voltage swings in the
circuit are minimized, which in turn reduces the sensitivity for parasitic capacitances and enhances
the conversion speed as well as accuracy.
The DAC consists of 31 units current sources along with the differential current switch
(see Figure 15), to route the current either to the output node <RsUM) or ground. All the switches
are operated by the thermometer output code of the coarse stage with each comparator routing one
current source. This in turn eliminates the decoding delay. The total current at the output node
obtained by adding the unit current sources improves the relative accuracy of tile sum current with
a factor of ~N, where N is the total number of unit current sources, provided that original
matching properties are uncorrelated [23]. The same unit current source structure can be
duplicated for every unit current This allows optimal design of the circuit for high speed This
also ensures low glitch operation that can result due to unequal delays [24].
3.2.1 Design Considerations
To achieve the best possible current matching between current sources. the device must
have both a high output resistance and good device matching characteristics. To improve the
device output resistance, long channel length devices must be used. To improve the device
matching, both the channel length and the channel width must be significantly larger than
minimum geometry. Consequently, to achieve good accuracy, large devices must be used This
VPGM
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Figure 14. 5 bit Current steering DAC.
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Figure 15. Differential current switch.
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has the added benefit of reducing thermal noise. Although increasing the device size reduces the
device mismatchest the mismatches cannot be eliminated completely. Even if a sufficiently high
output resistance can be obtained, the device mismatches will limit the converter accuracy. These
mismatches lead to a relative error current given by [9]:
(35)
where IRBF is the reference current and all other tenns take on their standard notations. The error
of the DAC should be kept below 1/2 LSB with 10 bit resolution. The desired accuracy can be
achieved by trimming the current sources by Fowler-Nordheim trimming. With 4x scaling of the
residual signalt the voltage at the sum node equivalent to 1 LSB of fine stage will be 4 mY. To
reduce the large settling time associated with the sum node t the resistor RsUM was set equal to 50
Q. Hence the unit current source will be 80 J.1A. The reference transistor~ is used in a current
mirror configuration to set the currents in the unit current sources. Placing MRBF in a closed loop
with the control amplifier compensates for systematic variations in threshold voltage of the current
source transistors due to time and temperature [24]. The folded cascode amplifier with high open
loop gain can be used as a control amplifier.
To achieve greater resolutions, the effect of the VT mismatch should be kept to minimum
by operating the current sources with the highest possible overdrive voltage. As the threshold
voltage of TFSOI devices is in the range of 0.2 Vt the current sources are designed to operate at
an overdrive voltage of 2.5 VT or approximately 500 mV. Devices with 4 J.1D1 channel length are
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chosen to have greater output impedance. With I equal to 80 J,1A, K equal to 150 JJAlV2 and f!V
of 500 mY, the widths of Ml and M2 equal to 18 J.lDl is chosen <Leaecuve = 0.25 J.lDl).
The parasitic capacitance at the common source node of the switch should be smaIl to
minimize the recovery time of the voltage at this node during the switching transition. This can
be achieved by using smaIl sized transistors for the current switch [25]. Hence minimum size
with W equal to 2.5 J.lDl and L equal to 0.5 J.lDl are chosen.
The conversion rate of the DAC is equal to the delay of the switch and settling time
associated with the residual signal at the sumnode as given by the equation (16). The delay
associated with the switch is 11 ps by simulation. Theoretical delay of the switch from the first
term of the equation (16) is approximately 15 ps. By substituting CL (the capacitance at the
sumnode) equal to 64 ffd (see section 3.3), RSUM equal to 50 0, n equal to 10 in the second term
of the equation (16), the settling time associated with the signal will be 24 ps. Hence DAC
conversion time is approximately 35 ps (from simulation). The theoretical conversion time is 39
ps. It has been assumed that the conversion time of the V-I converter can be designed such that
it is less than the combined conversion time associated with the coarse stage and DAC.
3.3 Distributed Buffer Chain
Distributed buffers are used to ease the settling time associated with the sumnode. The
settling time associated with the sumnode without buffers would be Rsum COS(R:)- As the COS<FC>
in present case is quiet high (approximately 1 pf), the settling time associated with the sumnode
would be excessively high. The impact of the input capacitance of the fine comparator on the
sumnode is reduced by connecting a tree structure of buffers between the sumnode and fine
comparators in the second level ADC is as shown in Figure 16. Each buffer in the buffer chain
6S
RSUM 64 ffd
Fin: t
Comparator
Stage
Third"
St~ge of
Buffers
Second
St~ge of
Buffers
First
Stage of
Buffers
Figure 16. Distributed buffer chain.
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is a simple folded cascode amplifier configured for a closed loop gain of a unity. The size of the
buffer is ultimately detennined by maintaining the ratio of output to input capacitance of the
buffer equal to three in order to maintain the stability of the circuit The buffer in each stage will
drive the twice of its input capacitance along with its own input capacitance.
As a trade off between area and delay, for a given input capacitance of fine ADC stage.
three stages of buffers were used. The total delay will be only the delay along anyone of the
parallel paths. All buffers in the buffer chain are identical.
Due to stability and self compensating characteristics and minimum area requirements, the
folded cascode opamp was selected as a buffer (see Figure 17). The open loop gain and phase
response of the opamp is as shown in Figure 18. The circuit is designed for 33 dB of open loop
gain and unity gain frequency of 1.8 GHz. The phase margin with 3 times of its input capacitance
load is 47°. The total delay starting from the sumnode, through the buffer along one of the
parallel path is given by equation (8). The closed loop gain A is equal to 1 and N number of
stages equal to 3. Hence the total propagation delay associated with the buffer from simulation
is approximately equal to 161 ps (with fT of 1.8 GHz). The theoretical propagation delay is
approximately 86 ps.
3.4 Fine Comparator
The fine comparator circuit is as shown in the Figure 19. It consists of bias circuit,
preamplifier, cross coupled latch and inverters. Preamplifier operates using ±1.5 V supplies while
latch uses 1.5 V supply. The preamplifier consists of a differential pair MI and M2 with current
source pair M3 and M4 acting as active loads. The latch is composed of cross coupled ~channel
pair M6 and M7 and n-channel pair M8 and M9 with n-channel switch MSw to provide a reset
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Figure 17. Folded cascode amplifier with bias string.
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Figure 18. Open loop gain and phase response of folded cascode amplifier.
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Figure 19. Dual differential regenerative comparator.
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function. Inverters MIl, MI2 and MI3, MI4 are used to obtain the fmallogic levels and to protect
the parasitic sensitive nodes of latch from external loading effects.
The dynamic operation of the circuit is divided into a reset time interval and regenerative
time interval as shown in timing diagram of Figure 20. The two time intervals are between Tl
and T2 and between T2 and 13 respectively. During the reset interval, the comparator is in the
reset mode and current flows through the closed resetting switch MSw t which forces the previous
two logic states to be equalized. After the preamplifier settles, a voltage proportional to the input
voltage difference is established between nodes X and Y. This voltage will act as the initial
imbalance for the regeneration time interval. The regeneration period is started by the opening
of switch MSw. The p-channel cross pair M6 and M7 together with n-channel pair M8 and M9
regenerate the voltage differences between nodes X and Y to a voltage swing nearly equal to the
power supply voltage.
3.4.1 Operating Analysis and Design Considerations
When the switch is 00, the differential amplifier senses the input voltage difference and
corresponding voltage difference is established between nodes X and Y. The bias circuit is used
to set up the reference voltages for current source/sink and fix the reference current in the
differential amplifier. As our goal is to design a comparator that has optimum comparison speed
and high accuracy t the dimensions of all the transistors are chosen according to the constraints
derived in the following sections.
-O.OV+---....-----r--A-----,r---......-..---..---........~-.......---....
7. ns 8.0ns
Figure 20. Timing diagram.
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3.4.1.1 Resetting Process and Speed
The initial voltage difference, Vx(O)-Vy(O) is very important in the decision of the
regenerative direction. Imperfect resetting will cause hysterisis. The geometry of the switch
should be carefully chosen to ensure the optimum resetting speed. As an example, assume that
node X is at a high-voltage level before reset. As soon as the switch is closed, the voltage
difference between nodes X and Y reduces very quickly but later the reduction slows down. It
will have a local minimum at some instant if the current through switch MSw is equal to the
current through M9, while M8 just reaches the edge of conduction, which should be avoided in
high speed applications [26]. To ensure sufficient current to charge node Yt current through MSw
should be greater than current through M9.
Hence,
(36)
As an example, assume that Vx= 0.8 V, Vy =0.7 V, VT(IW) =0.2 V, Vclock =3 V, VTCM9) =0.17 V,
VIS =0 V, then MSw will be in linear region and M9 will be in saturation region, as given by:
(37)
By substituting these values, we have,
73
(38)
The resetting speed can be deri ved using the small signal model as shown in Figure :! 1.
In this equivalent circuit gnu and gmy represent the total transconductance of M6 and M7 and M8
and M9 respectively. ex and Cy represents the total capacitance at the nodes X and Y, this
includes gate to source and drain to source capacitances of M6, M7, M8 and M9, gate to source
and drain to source capacitances of MSw and drain to source capacitances of M3 and M4 and MI
and M2 and the gate to source capacitance of buffer inverters. The node equations at X and Y
are given by:
Solving equations (39) and (40), we get, the reset time ~,
Co V.J~ - V,(~
t. = <Urn - 2g,J In VJO) - V,(O)
(39)
(40)
(41)
vX{O)-Vy{O) is the initial voltage difference before resetting process starts and equal to 1.5 V and
Vx{t)-Vy{t) at the end of the process will be equal to 8ml/(gmx + 2gmCSwJ times of the input voltage
difference. Equation (41) indicates that if 28sw is smaller than 8m it is impossible to reset the
comparator. Hence the width of switch should be selected such that,
x 9o(sw) y
...
Figure 21. Small-signal model of the comparator.
74
75
(42)
3.4.1.2 Regeneration~
While the clock starts falling, the conductance of switch decreases and the regeneration
process begins when the transconductance of the switch becomes smaller than half of the
transconductance of gm. When the switch is off, gsw is zero, and the regeneration time t, from
the equation (41) is given by:
t = Co In VJ~ - V,.<~
, Um V..(O) - Vy(0) (43)
where Vx(O)-Vy(O) is the initial voltage difference before regeneration process starts and equal to
gml/(gmx+2gm(Sw» of the input voltage difference. Vx(t)-Vy(t) at the end of the process will be equal
to the power supply voltage or approximately equal to 1.5 v.
3.4.2 Optimization Results
It is clear from the equation (43) that by making the switch smaIl, regeneration time can
be made faster while the upper limit is set by the constraints given by the equations (38) and (42).
Hence W equal to 12 fJIIl is chosen as an optimal choice between regeneration and reset speed.
WIL ratios of the n-channel and p-channel transistors of latch are sized for equal pull-up and pull-
down capability. Taking into account the load effect from the inverters and the mismatch from
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transistor widths. W8 and W9 equal to 16 J..UIl and W6 and W7 equal to 30 J..UIl are chosen. The
widths of inverter transistors are 1.5 J..UIl.
Taking into account, the mismatch due to transistor widths, MI and M2 are selected equal
to 16 JJIll. IB was chosen to have the overdrive voltage of differential pair equal to 0.6 V. Since
drain to source capacitance of M3 and M4 contribute to the capacitance at X and Y t for a given
IB and node voltages at X and Y of VorJ2 equal to 0.75 V during reset, the minimum widths of
30 JJIll for M3 and M4 are chosen to keep them in saturation. The choice of overdrive voltage
is a trade off between maximum headroom, breakdown voltage and maximum &n. The bias
current can be increased to some extent to raise the comparison speed at the expense of power
dissipation.
For the above dimensions the total parasitic capacitance and total transconductance at node
X will be approximately equal to 150 ffd and 5.6 mmho respectively (from simulations).
Assuming that regeneration time and reset time are equal, the total time taken for the conversion
is equal to approximately 465 ps from equation (43). The theoretical conversion time is equal to
360 ps (see equation (14), it is assumed that process fT is lowered by approximately 3 times due
to the additional parasitic capacitances).
3.4.3 Simulation Results
The circuit shown in Figure 21 was simulated using fully depleted thin-film SOl MOSFET
models in SOISPICE. The SPICE simulations of the transient characteristic are shown in Figure
22. When clock goes high at t equal to 2 ns, the preamplifier senses the analog input and
amplifies the difference. thus generating a differential voltage at X and Y. At t equal to 4 ns.
clock goes low to strobe the latch. thereby regeneratively amplifying the small difference at V.
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and Vy to a level approaching the power supply voltage. From simulation the regeneration time
was found to be 375 ps and reset time was found to be 250 ps with the clock of 0.2 ns rise and
fall time. The response corresponds to input voltage of 2 mV (1/2 LSD). Approximately 625 ps
is required to achieve the comparison.
3.4.4 Layout Considerations
Any mismatch between MI and M2, M3 and M4, M8 and M9 and MIO and MIl (across
X and Y nodes of the latch) may result in a false output. Hence latch should be symmetrical.
Therefore the layout process should be carried out very very carefully to preserve the matching
properties of the devices and to minimize the parasitic capacitances. The most common ways in
which layout influences matching are through device proximity and device orientation. Matching
of components is degraded by placing them apart. Therefore two devices intended to match
should be placed in close proximity, decreasing their mismatch.
One technique for improving the matching devices is called the "common centriod" layout
style. Both differential pair and the p-channel and n-channel pair of latch are laid out using this
technique, each transistor has been divided into eight fingers and grouped into transistors of four
fingers each, and then laid out in a common centriod fashion. Dividing transistors into eight
diminish the sensitivity of mismatch to quadratic spatial variations in the process parameters [9].
Any sufficiently large parasitic capacitance mismatch between nodes X and Y of the latch
leads to an erroneous result due to charge injection and clock feedthrough error of switch MSw.
To guarantee that two parts of the symmetric circuit match all the wires on each side must contain
the same length at each wiring layer and have the same exact crossings with other devices or
wires. The whole latch structure is laid out symmetrically, the left part of the latch circuit is just
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the mirror image of the right pan (see Figure 23). This eliminates the dynamic offset errors.
It is also necessary to pay extreme attention to prevent the noisy interaction of analog
circuit (preamplifier) and digital circuit (latch). Since the gate of the switch in the comparator
is driven by the digital signal (clock) while the source and drain are connected to analog nodes.
The steps taken to prevent the interaction of analog and digital circuits were discussed in detail
in section 2.4.
Despite all the precautions taken in designing and laying out the circuit, the comparator
will still have the offset voltage due to the parametric mismatch in the transconductance, parasitic
capacitance, threshold voltage caused by imperfections in the process and due to the random
errors. Small imbalances in the charge injection error and clock feedthrough error or any noise
would lead to an input referred offset voltage. As the latch is very sensitive to the imbalance, the
offset voltage has to be trimmed for static offset voltage in order to prevent the circuit to amplify
the input signal in the wrong direction. Hence the circuits are trimmed using Fowler-Nordheim
trimming method to eliminate static mismatch. The trimming removes the static offset of both
the latch and the effective offset associated with the buffer chain.
::-:-::
I.:
Figure 23. Layout of the regenerative comparator.
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CHAPTER IV
RESULTS AND CONCLUSIONS
Three possible 10 bit high-speed two-step ADC architectures were studied and the total
conversion time for each architecture was derived for a given process as a function of gain
bandwidth product The comparison shows that high speed with greater accuracy can be achieved
by using subranging architecture with partial residual scaling. The new architecture was
developed as necessary to achieve the goal of 10 bit 2.5 GHz conversion rate. TIle simulated and
theoretical (ignoring Cos and Coo) conversion time required for each of the building blocks are
tabulated in Table I. The tabulation of the above time delays from coarse comparator to residual
summing node, through the cascode buffer chain and finally the settling of the fine comparator
results in a projected delay from simulation is 1071 ps or an effective ADC conversion rate less
than 1 GHz compared to a theoretical delay of 2 GHz. However, by pipelining the two stages the
effective throughput can be increased to 1 GHz suggested as future work. All simulation results
are based on the models supplied by IBM which are 1.5 times slower than original proposed
models. However, theoretical calculations using fT equal to 20 GHz and ignoring Cos shows that
a conversion rate of 2 GHz can be achieved (see Table I). This suggests that better SOl devices
are required to achieve our objective. Table n shows the performance summary of the proposed
ADC architecture.
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By reevaluating the theoretical performance of Table I and induding Cos approximately
equal to Cos/2 (obtained from SOISPICE output rue) in the performance equations (8) and (14).
the observed shortcomings are accounted for in the following manner;
• Coarse comparator delay becomes 230 ps.
• Buffer chain non dominant pole (gulC~ is 3.5 COr where Cp is the parasitic capacitance at the
source of the cascoded transistor rather than predicted differential to single-sided mirror. Delay
now becomes 150 ps.
• Fine comparator performance becomes 360 ps where reset time has been assumed to be equal
to regeneration time.
The preceding discussion serves to point out that for SOl processes in general the relative
values of Cos to Cos can be a significant factor in high performance considerations. In the future
the success or failure of the winning TFSOI process i.e.• BESOI, SIMOX and 50S must include
considerations for CDS as well as fT, self gain ~t COD and thermal effects. Although COD is not
taken into consideration, it is not negligible and can also contribute appreciably to the performance
delay.
The success of our proposed architecture as explained previously depends on the
availability of accurate resistors RSBT and RSUM • The concept of floating memory for analog
applications. in particular for trimming the offsets is relatively new and needs further studies.
Fowler-Nordheim mechanism is poorly understood; it is believed that there is another mechanism
which is responsible for injection and removal of electrons [6]. The improvement of floating gate
process with respect to trap density should be made to reduce the initial and long tenn drift. The
initial degradation of the retention characteristics due to the trapped charge in the interface of Si-
Sio
2
of the floating gate memory for digital applications is not a serious problem where only logic
levels are required, however for analog applications, the resolution will be directly affected by the
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initial and long term drift [12]. Hence future development in floating gate analog memories have
to be followed closely to be adopted for our design.
The following suggestions provide the future scope that will help in realizing the complete
ADC architecture.
• A wide band and fast SampleIHold circuit has to be developed. In addition, the circuit should
have high noise immunity and low offset voltage.
• The multistage comparator was designed for ~ ratio of one; i.e., width of p device is
approximately twice that of n device. This in turn increases layout area and dynamic power
dissipation. Since the delay response of an inverter pair for ~ ratio of one and equal sized p and
n transistors is similar, it is preferable to use equal sized p and n channel transistors when similar
structures are cascoded [21]. The widths of transistors are three times larger than minimum size.
These transistors can be made smaller. This in tum reduces Cos and improves the perfonnance
slightly.
• The current DAC design has to be verified using simulation and fabricated.
• A fast V-I Converter has to be designed which has a conversion time of less than the combined
conversion time of coarse stage and the DAC.
• A folded cascode amplifier used as an integral part of the buffer chain should be redesigned with
the input capacitance of 32 ffd and an open loop gain greater than or equal to 46 dB to keep the
errors at its minimum.
• A method should be investigated to pipeline two stages of conversion process.
Even with the above modifications the keys to success lo-bit 2.5 GHz ADC are: accurate
Fowler-Nordheim trimming, improved SOl devices and a fast SIH circuit.
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TABLE I
Performance summary of the building blocks of the proposed ADC
Building blocks Conversion time (ps)
(Simulation)
Coarse comparator 250
DAC 35
Buffer chain 161
Fine comparator 625
Total conversion time 1071
Conversion time (ps)
(Theoretical with fT = 20 GHz)
115
39
86
360
600
TABLE n
Proposed ADC features
Summary
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Technology
Power supply
Resolution
Linearity
Conversion time
0.25 J.1I11 CMOSffFSOI
± 1.5 V
10 bits
± 1/2 LSB
1 Gsamplesls
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